

Fig.





Fig. 2

Fig. 3



CMOS passivation ■ Metal 3 a-Si:H Metal 2, Conductive layer Metal 2, Antireflection layer Metal 2, mmmmm Lower barrier layer Intermetal dielectric Metal 1 Ν 

<u>.</u>.6





Fig. (






Fig. 9

Fig. 11